Peripheral flip chip interconnection on gold plated pads would be required to assemble the chip with surface mount technology (SMT) because the gold pads are sometimes used for SMT. Chip Connection (C2) which uses solder-capped copper pillar bumps on the chip and uses reflow process is an attractive method for ultra fine pitch peripheral flip chip interconnection. 50 μm-pitch interconnection on gold plated pads was made with C2 and the shape of the solder joints was discussed. It was found from a mechanical analysis that the stress in low-k layer would be reduced when the solder did not wet on the sides of copper pillars on the chip. Direct immersion gold (DIG) surface treatment would be attractive for not only compatibility to assemble with surface mount components but also for chip-package interaction improvement.
Introduction
Chip Connection (C2) is an attractive method for ultra fine pitch peripheral flip chip interconnection. [1] A copper pillar and a solder bump are formed on aluminum pads on the chip. The surface of the pads on the substrate is Cu-OSP (Organic Solderability Preservative) and a pre-solder is not required. The flip chip assembly is performed using the reflow process, which is same as the surface mount technology.
When C2 is used with surface mount technology where the pads may be gold, the surface of the pads for the flip chip assembly would also be the gold. Wettability of solder on gold would be better than that on copper. Therefore the solder on the copper pillar on the chip may wet too much along the pad on the substrate and the solder shape may be deformed.
To analyze the concern, interconnection using C2 was made on a substrate whose surface of the pads were DIG, which can be applied to ultra fine pitch pads. [2, 3] To discuss the dependence of solder joint shape on the contact angle of solder on the pads, a calculation was performed. A mechanical analysis was performed to understand the dependence of reliability on the shape of solder joints. The stress in the low-k layer is discussed as well as the strain in the solder because chip-package interaction is one of the challenges in the advanced packaging development. [4, 5] 
Experiments and Calculations

Solder wetting on pads on the substrate
Interconnection was made with C2 on both Cu-OSP pads and DIG pads of the substrate to compare how the solder wets on the pads during reflow. The thickness of the DIG was 0.06 μm to keep enough thickness to prevent diffusion of gold into copper pads. [3] 50 μm-pitch test vehicles (TV) which are shown in Fig. 1 were used for the experiments.
The solder resist opening is a slit window because an individual opening cannot be formed on the fine pitch pads. [1] The size of the copper pillar was 35 μm square and the width of the copper pad was 25 μm. The solder resist opening was varied as 150 μm and 300 μm. The wetting of solder will be stopped at the edge even when the wetting was excessive. A no clean flux was applied on the TV substrate, and the TV chip was mounted on the substrate, and the TV was put into reflow furnace in nitrogen atmosphere.
Cross-sectional observations were performed to know the solder shape on the locations shown in Fig. 2 . The cross section was performed both parallel and vertical aspects to the longer direction of pads.
Solder shape calculations
The solder shape was calculated using Surface Evolver which is widely used software [6, 7] to discuss the shape of the solder theoretically. The solder shape in a static condition can be obtained in the method. Although there is a report on the calculation of a dynamic movement of solder during reflow, [8] such a calculation was not performed in this study for simplicity.
An example of the calculation is shown in Fig. 3 . An initial shape of solder was set before the calculation as shown in Fig. 3 (a) . The shape of solder which is on two sides of the copper pillar was used as the initial shape based on our previous experiments. [1] Then, only the shape of solder was modified to reduce the surface energy and gravitational potential energy as shown in Fig. 3 (b) . The chip position and the substrate position were fixed during the calculation. That is, the solder joint height which is the gap between the copper pillar on the chip and the pad on the substrate was fixed. Therefore, we need to perform various calculations to obtain the stable solder joint height based on the surface energy and gravitational potential energy. The solder joint heights were varied from 3 μm to 9 μm.
Mechanical analysis
Mechanical analysis was performed in parallel with solder shape calculations to obtain strain of solder and stress in low-k layer. Three-dimensional models were used for the analysis as shown in Fig. 4 
(a). A volume average is
selected to compare the strain of solder among the models because the solder is meshed in tetrahedral shape. [9] Even though the shape of the mesh is a flat plate, the relative stress in low-k layer would be valid. The material properties used for the analysis are shown in Table 1 . [10, 11] We performed a creep analysis using Norton's law for solder and the other materials are assumed to be elastic. The strain of solder and stress in low-k layer due to mismatch The shape of the solder was varied to three cases as shown in Fig. 4 (b) . The first case is that the solder wets on both pads of the substrate and two sides of the pillar of the chip to form a large fillet (Case 1). The second case is that the solder wets on the pads of the substrate and does not wet on the sides of the pillar of the chip to form a small fillet (Case 2). The third case is that the solder wets on the pads of the substrate only where is right below the copper pillar of the chip and the fillet is not formed (Case 3).
Results and Discussion
Solder wetting on pads on the substrate
The cross sectional photos of the joints are shown in solder may wet along the pads in the case of DIG than the case of ENEPIG. We think that is the reason why the wetting was seemed like a "halo" and a too much wetting of solder was prevented in the case of DIG.
Solder shape calculations
Solder shape calculations were performed on Cu-OSP samples using the contact angle obtained from 
Mechanical analysis
The results of the mechanical analysis are summarized in Table 2 . Ratios of each case compared to Case 1 are shown in the table. The strain in the solder was large in the case whose solder volume is small, which is in agreement with another report. [18] On the other hand, the stress in low-k layer decreased in the case whose solder volume is small. We think the reason is that the solder fillet which pulls the sides of the copper pillar in Case1 does not exist in Case2 and Case3.
The solder joint made with C2 has excellent temperature cycle (TC) reliability. [1] If the solder volume was too small, a non-wet during reflow may occur when the warpage of the substrate was too large. [19, 20] Even though the reliability in solder joint and the non-wet should be considered, to reduce solder volume would be one of the solu- Table 2 Creep strain of solder and stress of low-k layer (calculated). Ratios of each case compared to Case 1 are shown.
Case1 Case2 Case3
Von Mises creep strain of solder (volume average) Case1 = 1.00
1.00 1.08 1.11
Principal stress in low-k layer (maximum value) Case1 = 1.00
1.00 0.85 0.71 tions to reduce stress in low-k layer.
Threshold solder volume to wet sides of copper pillar
A smaller fillet which does not wet sides of pillars on the chip would be effective to protect low-k layer. Therefore, we calculated the threshold volume of solder to wet copper pillars in the TV which we used. The height of solder joint was fixed at 9 um in the calculation because the height of solder joint would be limited by the IMC formation as described in section 3.2. The results are shown in Fig. 9 .
To wet the sides of the copper pillars, the solder volume should be larger than the volume of hexahedron which is composed of bottom surface of the pillar and the top surface of the pad where the solder was wet. The area of the wet surface can be obtained from the contact angle. Thus, the threshold volume V was calculated by the following formulas.
where h is the height of solder joint, a and b are the length of the side of copper pillar on the chip, A is the length of the wet surface on the pad on the substrate, B is the width of the pad on the substrate, and θ is the contact angle.
The solder volume in the experiment is shown in a triangle in Fig. 9 . The volume was above the threshold and the solder was wet onto the sides of pillars of the chip as shown in Fig. 5 which is in agreement in the calculation.
Not only to reduce the solder volume but also to reduce contact angle would be effective to prevent wetting of solder onto the pillars on the chip. If the diffusion of gold into copper is in an acceptable level, DIG on pads on substrates would be attractive not only for compatibility to assemble with surface mount components but also for chip-package interaction improvement.
Summar y
Interconnection on a substrate whose surface of the pads were DIG was made with C2 using solder-capped copper pillar bumps on the chip and using reflow process.
Calculations to discuss the solder shape and a mechanical analysis to understand the dependence of reliability on solder shape were performed. Following results were obtained.
• The solder wets widely on the DIG pads on the substrate, which results in small solder fillet around the pillar of the chip.
• To minimize solder fillet formation around the pillar of the chip can reduce stress in low-k layer.
• To prevent solder fillet formation, not only to reduce solder volume but also to reduce contact angle of solder on pads on the substrate is effective.
If the diffusion of gold into copper is in an acceptable level, DIG would be attractive not only for compatibility to assemble with surface mount components but also for chip-package interaction improvement.
